



8-Bit R-F Type Low Voltage Mask MCU

Features


- Operating voltage: 1.2V~2.2V
- Eight bidirectional I/O lines
- On-chip 32kHz/128kHz built-in RC oscillator (Mask option; 128kHz is selected especially for EL driving)
- Watchdog Timer
- 1K×16 program memory ROM
- 32×8 data memory RAM
- One time base (TB)
- One buzzer output
- One EL output
- One externally adjustable low voltage detector
- HALT function and wake-up feature reduce power consumption
- One LCD driver with 9×4 segments, 1/4 duty, 1/2 bias
- RC type A/D converter
- Two-level subroutine nesting
- Bit manipulation instruction
- 16-bit table read instruction
- Up to 122μs instruction cycle with 32768Hz system clock
- All instructions in one or two machine cycles
- 63 powerful instructions
- 44-pin QFP package



General Description

The HT47C10L is an 8-bit high performance RISC-like microcontroller. Its single cycle instruction and two-stage pipeline architecture make it suitable for high

speed applications. The device is suited for clinical thermometers.

Block Diagram



Pin Assignment

Pad Assignment


* The IC substrate should be connected to VSS in the PCB layout artwork.

Pad Description

| Pad Name | I/O | Function |
|------------------------|------------|---|
| RES | I | Schmitt trigger reset input. Active low |
| PA0/BZ PA1/BZ | I/O I/O | Bidirectional 2-bit input/output port. Each bit can be a wake-up input. The PA0 and PA1 are pin-shared with the BZ and \overline{BZ} , respectively. Once the PA0 and PA1 are selected as buzzer driving outputs, the output signals come from an internal buzzer clock generator. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor |
| PA2/EL1 PA3/EL2 | I/O I/O | Bidirectional 2-bit input/output port. Each bit can be a wake-up input. The PA2 and PA3 are pin-shared with the EL1 and EL2, respectively. Once the PA2 and PA3 are selected as EL driving outputs, the output signals come from an internal EL clock generator. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor |
| PA4~PA7 | I/O | Bidirectional 4-bit input/output port. Each bit can be a wake-up input. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor |
| VSS | — | Negative power supply, ground |
| VCC, C1, C2 | — | For double voltage. $VCC=2 \times VDD$ VCC: LCD power supply voltage, a capacitor has to be connected between VCC and VSS. C1, C2: Switching pins for VCC, a capacitor has to be connected between C1 and C2 |
| SEG8~SEG0 COM3~COM0 | O | LCD driver outputs for LCD panel segments and commons. |
| VDD | — | Positive power supply |
| LVD | B | Low voltage detector. A resistor has to be connected between VSS and LVD |
| RCIN | I | RC type A/D converter input pin for RC oscillation. |
| RREF | O | RC type A/D converter output pin for reference resistor oscillation. |
| RSEN | O | RC type A/D converter output pin for sensor resistor oscillation |
| TEST1 TEST2 | I | TEST mode input pin with pull-high resistor. Let open in normal mode |
| TRIM1~TRIM6 | I | TEST mode input pin. Let open in normal mode |

Absolute Maximum Ratings

| | | | |
|----------------------|--------------------------------|-----------------------------|----------------------------------|
| Supply Voltage | $V_{SS}-0.3V$ to $V_{SS}+2.5V$ | Storage Temperature | $-50^{\circ}C$ to $125^{\circ}C$ |
| Input Voltage | $V_{SS}-0.3V$ to $V_{DD}+0.3V$ | Operating Temperature | $-40^{\circ}C$ to $85^{\circ}C$ |

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Ta=25°C

| Symbol | Parameter | Test Conditions | | Min. | Typ. | Max. | Unit |
|-------------------|--|-----------------|---|--------------------|------|--------------------|------|
| | | V _{DD} | Conditions | | | | |
| V _{DD} | Operating Voltage | — | — | 1.2 | 1.5 | 2.2 | V |
| V _{CC} | LCD Voltage | — | V _{CC} =2×V _{DD} | 2.4 | 3 | 4.4 | V |
| V _{LVD} | Low Voltage Detector Voltage | — | *R _{LVD} =30kΩ | 1.25 | 1.3 | 1.35 | V |
| I _{DD} | Operating Current | 1.5V | No load, f _{OSC} =128kHz f _{SYS} =32kHz, A/D Off, LVD disable | — | 9 | 20 | μA |
| | | | No load, f _{OSC} =128kHz f _{SYS} =32kHz, A/D On, LVD disable *R=30kΩ, *C=2200pF | — | 26 | 50 | μA |
| | | | No load, f _{OSC} =32kHz f _{SYS} =32kHz, A/D Off, LVD disable | — | 5 | 10 | μA |
| | | | No load, f _{OSC} =32kHz f _{SYS} =32kHz, A/D On, LVD disable *R=30kΩ, *C=2200pF | — | 23 | 40 | μA |
| I _{LVD} | LVD Current | 1.5V | LVD enable | — | 50 | 100 | μA |
| I _{STB1} | Standby Current (LVD Disable, LCD Off) | 1.5V | No load, system HALT A/D Off, LVD Off | — | — | 1 | μA |
| I _{STB2} | Standby Current (LCD On) | 1.5V | No load, f _{OSC} =128kHz f _{SYS} =32kHz, A/D Off, LVD disable | — | 7 | 15 | μA |
| | | | No load, f _{OSC} =32kHz f _{SYS} =32kHz, A/D Off, LVD disable | — | 2.5 | 5 | μA |
| V _{IL1} | Input Low Voltage for I/O Ports | 1.5V | — | 0 | — | 0.3V _{DD} | V |
| V _{IH1} | Input High Voltage for I/O Ports | 1.5V | — | 0.7V _{DD} | — | 1.5 | V |
| V _{IL2} | Input Low Voltage ($\overline{\text{RES}}$) | 1.5V | — | 0 | — | 0.4V _{DD} | V |
| V _{IH2} | Input High Voltage ($\overline{\text{RES}}$) | 1.5V | — | 0.9V _{DD} | — | V _{DD} | V |
| I _{OL1} | Sink Current PA0 (BZ), PA1 ($\overline{\text{BZ}}$), PA2 (EL1), PA3 (EL2), PA4~PA7 | 1.5V | V _{OL} =0.15V | 0.5 | 0.8 | — | mA |
| I _{OH1} | Source Current PA0 (BZ), PA1 ($\overline{\text{BZ}}$), PA2 (EL1), PA3 (EL2), PA4~PA7 | 1.5V | V _{OH} =1.35V | -0.3 | -0.6 | — | mA |
| I _{OL2} | Common Output Sink Current | 1.5V | V _{OL} =0.3V (1/2 bias) | 50 | 100 | — | μA |
| I _{OH2} | Common Output Source Current | 1.5V | V _{OH} =2.7V (1/2 bias) | -50 | -100 | — | μA |
| I _{OL3} | Segment Output Sink Current | 1.5V | V _{OL} =0.3V (1/2 bias) | 50 | 100 | — | μA |
| I _{OH3} | Segment Output Source Current | 1.5V | V _{OH} =2.7V(1/2 bias) | -50 | -100 | — | μA |
| R _{PH1} | Pull-high Resistance of I/O Ports | 1.5V | V _{IL} =0V | 75 | 150 | 300 | kΩ |
| R _{PH2} | Pull-high Resistance of $\overline{\text{TEST}}$ | 1.5V | V _{IL} =0V | 75 | 150 | 300 | kΩ |

Note: *R means the resistance of RC type A/D converter
 *C means the capacitance of RC type A/D converter
 *R_{LVD} value may be different for different lot

A.C. Characteristics

Ta=25°C

| Symbol | Parameter | Test Conditions | | Min. | Typ. | Max. | Unit |
|-------------------|----------------------------------|-----------------|------------|------|------|------|------|
| | | V _{DD} | Conditions | | | | |
| f _{32K} | Oscillator Clock (32kHz option) | 1.5V | — | 26 | 32 | 40 | kHz |
| f _{128K} | Oscillator Clock (128kHz option) | 1.5V | — | 102 | 128 | 160 | kHz |
| t _{RES} | External Reset Low Pulse Width | 1.5V | — | 100 | — | — | μs |
| f _{AD} | A/D Converter Frequency | 1.5V | — | — | — | 50 | kHz |

Functional Description

Execution Flow

The HT47C10L system clock is derived from an about 32kHz built-in RC oscillator. The system clock is internally divided into four non-overlapping clocks (T1, T2, T3 and T4). One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in one cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program Counter – PC

The 10-bit program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a maximum of 1024 addresses.

After accessing a program memory word to fetch an in-


struction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.



Execution flow

| Mode | Program Counter | | | | | | | | | |
|-------------------------------|-----------------|----|----|----|----|----|----|----|----|----|
| | *9 | *8 | *7 | *6 | *5 | *4 | *3 | *2 | *1 | *0 |
| Initial Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Timer/event Counter Interrupt | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| Time Base Interrupt | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| Skip | PC+2 | | | | | | | | | |
| Loading PCL | *9 | *8 | @7 | @6 | @5 | @4 | @3 | @2 | @1 | @0 |
| Jump, Call Branch | #9 | #8 | #7 | #6 | #5 | #4 | #3 | #2 | #1 | #0 |
| Return from Subroutine | S9 | S8 | S7 | S6 | S5 | S4 | S3 | S2 | S1 | S0 |

Program counter

Note: *9~*0: Program counter bits

#9~#0: Instruction code bits

S9~S0: Stack register bits


@7~@0: PCL bits

Program Memory – ROM

The program memory is used to store the program instructions, which are to be executed. It also contains data, table, and interrupt entries, and is organized into 1024×16 bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

- Location 000H
This area is reserved for the initialization program. After chip reset, the program always begins execution at location 000H.
- Location 004H
This area is reserved for the timer/event counter interrupt service program. If timer interrupt results from a timer/event counter A or B overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 004H.
- Location 008H
This area is reserved for the time base interrupt service program. If a time base interrupt occurs, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.
- Table location
Any location in the ROM space can be used as look-up tables. The instructions TABRDC [m] (the current page, 1 page=256 words) and TABRDL [m] (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the higher-order byte of the table word are transferred to the TBLH. The table higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (interrupt service routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table



Note: n ranges from 0 to 3

Program memory

read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions need two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Stack Register – STACK

This is a special part of the memory which is used to save the contents of the program counter (PC) only. The stack is organized into two levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledgment will be inhibited. When the stack

| Instruction(s) | Table Location | | | | | | | | | |
|----------------|----------------|----|----|----|----|----|----|----|----|----|
| | *9 | *8 | *7 | *6 | *5 | *4 | *3 | *2 | *1 | *0 |
| TABRDC [m] | P9 | P8 | @7 | @6 | @5 | @4 | @3 | @2 | @1 | @0 |
| TABRDL [m] | 1 | 1 | @7 | @6 | @5 | @4 | @3 | @2 | @1 | @0 |

Table location

Note: *9~*0: Bits of table location


@7~@0: Bits of table pointer

P9~P8: Bits of current program counter

pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent two return addresses is stored).

Data Memory – RAM

The data memory is designed with 54×8 bits. The data memory is divided into two functional groups: special



Special Purpose Data Memory

█ : Unused
Read as "00"

function registers and general-purpose data memory (32×8). Most are read/write, but some are read only.

The special function registers include the indirect addressing register 0 (00H), the memory pointer register 0 (MP0; 01H), the indirect addressing register 1 (02H), the memory pointer register 1 (MP1;03H), the bank pointer (BP;04H), the accumulator (ACC;05H), the program counter lower-order byte register (PCL;06H), the table pointer (TBLP;07H), the table higher-order byte register (TBLH;08H), the time base control register (TBC;09H), the status register (STATUS;0AH), the interrupt control register 0 (INTC;0BH), the I/O registers (PA;12H), I/O port control register (PAC;13H), the timer/event counter A higher-order byte register (TMRAH; 20H), the timer/event counter A lower-order byte register (TMRAL; 21H), the timer/event counter control register (TMRC; 22H), the timer/event counter B higher-order byte register (TMRBH; 23H), the timer/event counter B lower-order byte register (TMRBL; 24H), the RC oscillator type A/D converter control register (ADCR; 25H) and the option register (OPT1; 26H, OPT2; 27H).

The remaining space before the 60H are reserved for future expanded usage and reading these location will return the result 00H. The general-purpose data memory, addressed from 60H to 7FH, is used for data and control information under instruction command.

All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations. Except for some dedicated bits, each bit in the data memory can be set and reset by the SET [m].i and CLR [m].i instruction, respectively. They are also indirectly accessible through memory pointer registers (MP0;01H, MP1;03H).

Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] access data memory pointed to by MP0 (01H) and MP1 (03H) respectively. Reading location 00H or 02H indirectly will return the result 00H. Writing indirectly results in no operation.

The function of data movement between two indirect addressing registers are not supported. The memory pointer registers, MP0 and MP1, are both 8-bit registers which can be used to access the data memory by combining corresponding indirect addressing registers.

MP0 only can be applied to data memory, while MP1 can be applied to data memory and LCD display memory.

Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and is capable of carrying out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operation. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but can change the status register.

Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PD) and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PD flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PD flags. In addition it should be noted that operations related to the status register may give different results from those intended. The TO and PD flags can only be changed by the watchdog timer overflow, system power-up, clearing the watchdog timer and executing the HALT instruction.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

Interrupts

The HT47C10L provides an internal timer/event counter interrupt and an internal time base interrupt. The interrupt control register (INTC;0BH) contains the interrupt control bits to set the enable/disable and interrupt request flags.

Once an interrupt subroutine is serviced, all other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may happen during this interval, but only the interrupt request flag is recorded. If a certain interrupt needs servicing within the service routine, the programmer may set the EMI bit and the corresponding bit of INTC allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified locations in the program memory. Only the program counter is pushed onto the stack. If the contents of the register and status register (STATUS) is altered by the interrupt service program which corrupts the desired control sequence, the contents must be saved first.

The internal timer/event counter interrupt is initialized by setting the timer/event counter interrupt request flag (TF; bit 4 of INTC), caused by a timer A or timer B overflow. When the interrupt is enabled, and the stack is not full and the TF bit is set, a subroutine call to location 04H will occur. The related interrupt request flag (TF) will be reset and the EMI bit cleared to disable further interrupts.

| Labels | Bits | Function |
|--------|------|---|
| C | 0 | C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction. |
| AC | 1 | AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared. |
| Z | 2 | Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared. |
| OV | 3 | OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared. |
| PD | 4 | PD is cleared by either a system power-up or executing the CLR WDT instruction. PD is set by executing the HALT instruction. |
| TO | 5 | TO is cleared by a system power-up or executing the CLR WDT or HALT instruction. TO is set by a WDT time-out. |
| — | 6 | Unused bit, read as "0" |
| — | 7 | Unused bit, read as "0" |

STATUS register

| Register | Bit No. | Label | Function |
|---------------|---------|-------|---|
| INTC (0BH) | 0 | EMI | Control the master or global interrupt (1=enabled; 0=disabled) |
| | 1 | ETI | Control the timer/event counter interrupt (1=enabled; 0=disabled) |
| | 2 | ETBI | Control the time base interrupt (1=enabled; 0=disabled) |
| | 3 | — | Unused bit, read as "0" |
| | 4 | TF | Timer/event counter interrupt request flag (1=active; 0=inactive) |
| | 5 | TBF | Time base interrupt request flag (1=active; 0=inactive) |
| | 6 | — | Unused bit, read as "0" |
| | 7 | — | Unused bit, read as "0" |

INTC Register

The time base interrupt is initialized by setting the time base interrupt request flag (TBF; bit 5 of INTC), caused by a regular time base signal. When the interrupt is enabled, and the stack is not full and the TBF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TBF) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are held until the RETI instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, RET or RETI instruction may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET does not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

| No. | Interrupt Source | Priority | Vector |
|-----|-------------------------------|----------|--------|
| a | Timer/event counter interrupt | 1 | 04H |
| b | Time base interrupt | 2 | 08H |

Oscillator Configuration

The HT47C10L provides one built-in RC oscillator which frequency (f_{OSC}) is 32kHz or 128kHz decided by mask option. However, the CPU system clock (f_{SYS}) is always 32kHz. The HALT mode may stop the oscillator decided by software option. User should select 128kHz mask option for EL driving mode.

Watchdog Timer – WDT

The clock source of the WDT (f_s) is f_{SYS} . The timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpredictable results. The Watchdog timer can be disabled by software option. If the Watchdog timer is disabled, all the executions related to the WDT result in no operation.


The "HALT" instruction is executed, WDT still counts if f_{OSC} is on and can wake-up from HALT mode due to the WDT time-out.

The WDT overflow under normal operation will initialize "chip reset" and set the status bit TO. Whereas in the HALT mode, the overflow will initialize a "warm reset" only the PC and SP are reset to zero. To clear the contents of WDT, three methods are adopted, external reset (a low level to RES), software instruction, or a HALT instruction. The software instruction is CLR WDT. Any execution of the CLR WDT instruction will clear the WDT. The WDT may reset the chip because of the time-out.

The WDT time-out period ranges from $f_s/2^{15}$ ~ $f_s/2^{16}$. The "CLR WDT" instruction only clear the last two-stage of the WDT.

Multi-function Timer

The HT47C10L provides a multi-function timer for the WDT and time base but with different time-out periods. The multi-function timer consists of an 8-stage divider and a 7-bit prescaler, with the clock source coming from f_{SYS} . The multi-function timer also provides a fixed frequency signal ($f_s/8$) for the LCD driver circuits, and buzzer output.



Time Base – TB

The time base is used to supply a regular internal interrupt. Its time-out period ranges from $f_S/2^8$ to $f_S/2^{15}$ by software programming. Writing data to RT2, RT1 and RT0 (bits 2, 1, 0 of TBC;09H) yields various time-out periods. If a time base time-out occurs, the related interrupt request flag (TBF; bit 5 of INTC) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 08H occurs. When the HALT instruction is executed, the time base still works and can wake-up from HALT mode if f_{OSC} is on. If the TBF is set 1 before entering the HALT mode, the wake-up function will be disabled.

| RT2 | RT1 | RT0 | Time Base Divided Factor |
|-----|-----|-----|--------------------------|
| 0 | 0 | 0 | 2^8 |
| 0 | 0 | 1 | 2^9 |
| 0 | 1 | 0 | 2^{10} |
| 0 | 1 | 1 | 2^{11} |
| 1 | 0 | 0 | 2^{12} |
| 1 | 0 | 1 | 2^{13} |
| 1 | 1 | 0 | 2^{14} |
| 1 | 1 | 1 | 2^{15} |

Power Down Operation – HALT

The HALT mode is initialized by the HALT instruction and results in the following.

- The f_{OSC} and f_{SYS} will still work or stop depend on STANDBY option (Option register bit 5), but T1 will turn off.
- The contents of the on-chip RAM and registers remain unchanged.
- The WDT will be cleared and recount again.
- All I/O ports maintain their original status.
- The PD flag is set and the TO flag is cleared.
- LCD driver can be off or on depend on STANDBY option (Option register bit 5)
- The time base will stop or run depends on STANDBY option (Option register bit 5).

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If awakening from an interrupt, two sequences may happen. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, a regular interrupt response takes place.

If an interrupt request flag is set to "1" before entering the HALT mode the wake-up function of the related interrupt will be disabled.

If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution will be delayed by more than one cycle. However, if the wake-up results in the next instruction execution, the execution will be performed immediately.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT mode.

Reset

There are three ways in which a reset may occur.

- \overline{RES} reset during normal operation
- \overline{RES} reset during HALT mode
- WDT time-out reset during normal operation


The WDT time-out during HALT mode is different from other chip reset conditions, since it can perform a warm reset that just resets the PC and SP leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PD and TO flags, the program can distinguish between different "chip resets".

| TO | PD | RESET Conditions |
|----|----|---|
| 0 | 0 | System power-up |
| u | u | \overline{RES} reset or LVR reset during normal operation |
| 0 | 1 | \overline{RES} reset or LVR reset wake-up from HALT mode |
| 1 | u | WDT time-out during normal operation |
| 1 | 1 | WDT wake-up from HALT mode |

Note: "u" means "unchanged"

The chip-reset status of the functional units are shown below.

| | |
|---------------------|---|
| PC | 000H |
| Interrupt | Disabled |
| Prescaler, Divider | Cleared |
| WDT, Time Base | Clear. After master reset, begin counting |
| Timer/event Counter | Off |
| Input/output Ports | Input mode |
| SP | Points to the top of the stack |



The states of the registers are summarized in the following table:

| Register | Reset (Power On) | WDT time-out (Normal Operation) | RES reset (Normal Operation) | RES reset (HALT) | WDT time-out (HALT) |
|-----------------|------------------|---------------------------------|------------------------------|------------------|---------------------|
| TMAH | xxxx xxxx | xxxx xxxx | xxxx xxxx | xxxx xxxx | uuuu uuuu |
| TMAL | xxxx xxxx | xxxx xxxx | xxxx xxxx | xxxx xxxx | uuuu uuuu |
| TMRC | -000 1--- | -000 1--- | -000 1--- | -000 1--- | -uuu u--- |
| TMRBH | xxxx xxxx | xxxx xxxx | xxxx xxxx | xxxx xxxx | uuuu uuuu |
| TMRBL | xxxx xxxx | xxxx xxxx | xxxx xxxx | xxxx xxxx | uuuu uuuu |
| ADCR | ---x 0000 | ---x 0000 | ---x 0000 | ---x 0000 | ---u uuuu |
| Program Counter | 000H | 000H | 000H | 000H | 000H* |
| MP0 | xxxx xxxx | uuuu uuuu | uuuu uuuu | uuuu uuuu | uuuu uuuu |
| MP1 | xxxx xxxx | uuuu uuuu | uuuu uuuu | uuuu uuuu | uuuu uuuu |
| ACC | xxxx xxxx | uuuu uuuu | uuuu uuuu | uuuu uuuu | uuuu uuuu |
| TBLP | xxxx xxxx | uuuu uuuu | uuu uuuu | uuuu uuuu | uuuu uuuu |
| TBLH | xxxx xxxx | uuuu uuuu | uuuu uuuu | uuuu uuuu | uuuu uuuu |
| STATUS | --00 xxxx | --1u uuuu | --uu uuuu | --01 uuuu | --11 uuuu |
| INTC | --00 -000 | --00 -000 | --00 -000 | --00 -000 | --uu -uuu |
| TBC | ---- -111 | ---- -111 | ---- -111 | ---- -111 | ---- -uuu |
| PA | 1111 1111 | 1111 1111 | 1111 1111 | 1111 1111 | uuuu uuuu |
| PAC | 1111 1111 | 1111 1111 | 1111 1111 | 1111 1111 | uuuu uuuu |
| OPT1 | --00 0010 | --00 0010 | --00 0010 | --00 0010 | uuuu uuuu |
| OPT2 | 0000 0000 | 0000 0000 | 0000 0000 | 0000 0000 | uuuu uuuu |

Note: "*" refers to "warm reset"

"u" means "unchanged"

"x" means "unknown"

Timer/Event Counter

One 16-bit timer/event counter or RC type A/D converter is implemented in the HT47C10L. The ADC/TM bit (bit 1 of ADCR register) decides whether timer A and timer B are composed of one 16-bit timer/event counter or timer A and timer B are composed of RC type A/D converter.

The TMRAL, TMRBH, TMRBL, TMRBH composed of one 16-bit timer/event counter, when ADC/TM bit is "0". The TMRBL and TMRBH are timer/event counter preload registers for lower-order byte and higher-order byte respectively.

The timer/event counter clock source comes from system clock (f_{SYS}) or external source (A/D clock from pad:RCIN). The external clock input allows the user to count external events, count external RC type A/D clock, measure time intervals or pulse widths, or generate an accurate time base.

There are six registers related to the timer/event counter operating mode. TMRBH ([20H]), TMRAL ([21H]), TMRC ([22H]), TMRBL ([23H]), TMRBL ([24H]) and ADCR ([25H]). Writing to TMRBL only writes the data into a low byte buffer, and writing to TMRBH will write the data and the contents of the low byte buffer into the timer/event counter preload register (16-bit) simultaneously. The timer/event counter preload register is changed by writing to TMRBH operations and writing to TMRBL will keep the timer/event counter preload register unchanged.


Reading TMRBH will also latch the TMRAL into the low byte buffer to avoid the false timing problem. Reading TMRAL returns the contents of the low byte buffer. In other words, the low byte of the timer/event counter can not be read directly. It must read the TMRBH first to make the low byte contents of timer/event counter be latched into the buffer.

The TMRC is the timer/event counter control register, which defines the timer/event counter options. The timer/event counter control register define the operating mode, counting enable or disable and active edge. Writing to timer B location puts the starting value in the timer/event counter preload register, while reading timer A yields the contents of the timer/event counter. Timer B is timer/event counter preload register.

The TN0 and TN1 bits define the operation mode. The event count mode is used to count external events, which means that the clock source (A/D clock) comes from an external (RCIN) pin. The timer mode functions as a normal timer with the clock source coming from the internal clock source (f_{SYS}). Finally, the pulse width measurement mode can be used to count the high or low level duration of the external signal (A/D clock from pad:RCIN). The counting is based on the system clock (f_{SYS}).

In the event count, A/D clock or internal timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter (TMRBH and TMRBL) to FFFFH. Once overflow occurs, the counter is reloaded from the timer/event counter preload register (TMRBH and TMRBL) and generates the corresponding interrupt request flag (TF; bit 4 of INTC) at the same time.

In the pulse width measurement mode with the TON and TE bits equal to one, once the RCIN has received a transient from low to high (or high to low if the TE bit is 0) it will start counting until the A/D Clock returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the TON,



Timer/event counter

the cycle measurement will function again as long as it receives further transient pulse. Note that in this operation mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflow, the counter is reloaded from the timer/event counter preload register and issues interrupt request just like the other two modes.

To enable the counting operation, the timer on bit (TON; bit 4 of TMRC) should be set to 1. In the pulse width measurement mode, the TON will automatically be cleared after the measurement cycle is completed. But in the other two modes, the TON can only be reset by instructions.

In the case of timer/event counter Off condition, writing

data to the timer/event counter preload register also reloads that data to the timer/event counter. But if the timer/event counter turns On, data written to the timer/event counter preload register is kept only in the timer/event counter preload register. The timer/event counter will still operate until overflow occurs.

When the timer/event counter (reading TMRAH) is read, the clock will be blocked to avoid errors. As this may result in a counting error, this must be taken into consideration.

It is strongly recommended to load first the desired value into TMRBL, TMRBH, TMRAL, and TMRAH registers then turn on the related timer/event counter for proper operation. Because the initial value of TMRBL, TMRBH, TMRAL and TMRAH are unknown.

| Label (TMRC) | Bits | Function |
|--------------|--------|---|
| — | 0~2 | Unused bit, read as "0" |
| TE | 3 | To define the TMR active edge of timer/event counter (0= active on low to high; 1= active on high to low) |
| TON | 4 | To enable/disable timer counting (0= disabled; 1= enabled) |
| TN0 TN1 | 5 6 | To define the operating mode (TN1, TN0) 10= Timer mode (Internal clock: f_{SYS}) 01= Event counter mode (External clock: A/D clock from pad RCIN) 11= Pulse width measurement mode (RCIN, f_{SYS}) 00= Unused |
| — | 7 | Unused bit, read as "0" |

TMRC register

Example for Timer/event counter mode (disable interrupt):

```

clr tmrc
clr adcr.1                ; set timer mode
clr intc.4                ; clear timer/event counter interrupt request flag
mov a, low (65536-1000)   ; give timer initial value
mov tmrbl, a              ; count 1000 time and then overflow
mov a, high (65536-1000)
mov tmrbh, a

mov a, 01010000b         ; timer clock source= $f_{SYS}$  and timer on
mov tmrc, a

p10:
clr wdt
snz intc.4                ; polling timer/event counter interrupt request flag
jmp p10
clr intc.4                ; clear timer/event counter interrupt request flag
; program continue

```

RC Type A/D Converter

RC type A/D converter is implemented in the HT47C10L. The A/D converter contains two 16-bit programmable count-up counters and the timer A clock source comes from the system clock ($f_{SYS}=32kHz$). The timer B clock source comes from the external RC oscillator. The TMRAL, TMRAH, TMRBL, TMRBH are composed of the A/D converter when ADC/TM bit (bit 1 of ADCR register) is "1".

The A/D converter timer B clock source may come from RREF~RCIN oscillation, RSEN~RCIN oscillation or RCIN external clock input. The timer A clock source is the system clock by setting (TN1, TN0=1, 0).

There are six registers related to the A/D converter, i.e., TMRAH, TMRAL, TMRC, TMRBH, TMRBL and ADCR. The internal timer clock is input to TMRAH and TMRAL, the A/D clock is input to TMRBH and TMRBL. The OVB/OVA bit (bit 0 of ADCR register) decides whether timer A overflows or timer B overflows, then the TF bit is set and timer interrupt occurs. When the A/D converter mode timer A or timer B overflows, the TON bit is reset and stop counting. Writing TMRAH/TMRBH makes the starting value be placed in the timer A/timer B and reading TMRAH/TMRBH gets the contents of the timer A/timer B. Writing TMRAL/TMRBL only writes the data into a low byte buffer, and writing TMRAH/TMRBH will write the data and the contents of the low byte buffer into the timer A/timer B (16-bit) simultaneously. The timer

A/timer B is changed by writing TMRAH/TMRBH operations and writing TMRAL/TMRBL will keep timer A/timer B unchanged.


Reading TMRAH/TMRBH will also latch the TMRAL/TMRBL into the low byte buffer to avoid the false timing problem. Reading TMRAL/TMRBL returns the contents of the low byte buffer. In other word, the low byte of timer A/timer B can not be read directly. It must read the TMRAH/TMRBH first to make the low byte contents of timer A/timer B be latched into the buffer.

The bit2 of ADCR decides which resistor and capacitor compose an oscillation circuit and input to TMRBH and TMRBL.

The TN0 and TN1 bits of TMRC define the clock source of timer A. It is suggested that the clock source of timer A use the system clock.

The TON bit (bit 4 of TMRC) is set "1" the timer A and timer B will start counting until timer A or timer B overflows, the timer/event counter generates the interrupt request flag (TF ; bit 4 of INTC) and the timer A and timer B stop counting and reset the TON bit to "0" at the same time.

If the TON bit is "1", the TMRAH, TMRAL, TMRBH and TMRBL cannot be read or written to. Only when the timer/event counter is off and when the instruction "MOV" is used could those four registers be read or written to.



RC type A/D converter

| Label (ADCR) | Bits | Function |
|--|------|--|
| $\overline{\text{OV}}\text{B}/\overline{\text{O}}\text{V}\text{A}$ | 0 | In the RC type A/D converter mode, this bit is used to define the timer/event counter interrupt which comes from timer A overflow or timer B overflow. (0= timer A overflow; 1= timer B overflow) In the timer/event counter mode, this bit is void. |
| $\overline{\text{ADC}}/\overline{\text{T}}\text{M}$ | 1 | To define 16-bit timer/event counter or RC type A/D converter is enable. (0= timer/event counter enable; 1= A/D converter is enable) |
| MODE | 2 | To define the A/D converter operating mode 0= RREF~CREF oscillation (reference resistor and reference capacitor) 1= RSEN~CREF oscillation (resistor sensor and reference capacitor) |
| BON | 3 | Low voltage detector disable/enable (0=disable; 1=enable) |
| BLF | 4 | Low voltage flag (0=battery power good; 1=battery low) |
| — | 5~7 | Unused bit, read as "0" |

ADCR register

Example for RC type AD converter mode (Timer A overflow):

```

clr tmrc
clr adcr.1 ; set timer mode
clr intc.4 ; clear timers/event counter interrupt request flag
mov a, low (65536-1000) ; give timer A initial value
mov tmrbl, a ; count 1000 time and then overflow
mov a, high (65536-1000)
mov tmrbh, a

mov a, 00000010b ; RREF~CREF; set RC type ADC mode; set Timer A overflow
mov adcr, a
mov a, 00h ; give timer B initial value
mov tmrbl, a
mov a, 00h
mov tmrbh, a

mov a, 01010000b ; timer A clock source=fSYS and timer on
mov tmrc, a

p10:
clr wdt
snz intc.4 ; polling timer/event counter interrupt request flag
jmp p10

clr intc.4 ; clear timer/event counter interrupt request flag
; program continue

```

Example for RC type AD converter mode (Timer B overflow):

```
clr tmrc
clr adcr.1                ; set timer mode
clr intc.4                ; clear timer/event counter interrupt request flag
mov a, 00h                ; give timer A initial value
mov tmrbl, a
mov a, 00h
mov tmrbh, a

mov a, 00000011b         ; RREF~CREF; set RC type ADC mode; set Timer B overflow
mov adcr,a

mov a, low (65536-1000)   ; give timer B initial value
mov tmrbl, a              ; count 1000 time and then overflow
mov a, high (65536-1000)
mov tmrbh, a

mov a, 00110000b         ; timer A clock source=fSYS and timer on
mov tmrc, a

p10:
clr wdt
snz intc.4                ; polling timer/event counter interrupt request flag
jmp p10

clr intc.4                ; clear timer/event counter interrupt request flag
                        ; program continue
```

Input/Output Ports

There is 8-bit bidirectional input/output port in the microcontroller, labeled PA which is mapped to the data memory of [12H]. All of these I/O lines can be used as input and output operations. For the input operation, these lines are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]" (m=12H). For output operation, all the data is latched and remain unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with pull-high resistor structures can be reconfigured dynamically (i.e., on-the fly) under software control. To function as an input, the corresponding latch of the control register has to be set as "1". The pull-high resistor will be exhibited automatically. The input sources also depend on the control register. If the control register bit is "1", the input will read the pad state ("mov" and readmodify-write instructions). If the control register bit is "0", the contents of the latches will move to internal data bus ("mov" and read-modify-write instructions). The input paths (pad state or latches) of read-modify-write instructions are dependent on the control register bits. For output function, CMOS is the only configuration. This control register is mapped to locations 13H.

After chip reset, these input/output lines stay at high levels (pull-high). Each bit of these input/output latches can be set or cleared by "SET [m].i" (m=12H) instructions. Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CPLA [m]", read the entire port states into the CPU, execute the de-

finied operations (bit-operation), and then write the results back to the latches or to the accumulator.

Each bit of the port A has the capability of waking-up the device.

The PA0 and PA1 are pin-shared with BZ and \overline{BZ} , respectively. If the BZ mode is selected, the output signal in output mode of PA0 (or PA1) will be BZ (or \overline{BZ}) signal. The input mode always remains its original functions. The 4kHz buzzer output signals (in output mode) are controlled by the PA0 and PA1 data registers. The truth table of PA0/BZ and PA1/BZ are listed below.


| PA1 Data Register | PA0 Data Register | PA1, PA0 Pad Function |
|-------------------|-------------------|------------------------------|
| 0 (CLR PA.1) | 0 (CLR PA.0) | PA0=BZ, PA1= \overline{BZ} |
| 1 (SET PA.1) | 0 (CLR PA.0) | PA0=BZ, PA1=0 |
| X | 1 (SET PA.0) | PA0=0, PA1=0 |

OPTION register: BZ mode enable


The PA2 and PA3 are pin-shared with EL1 and EL2 signals, respectively. If the EL mode is selected, the output signal in output mode of PA2 (or PA3) will be the EL1 (or EL2) signal. The input mode always remains its original functions. The EL output signals (in output mode) are controlled by the PA2 data register only. The truth table of PA2/EL1 and PA3/EL2 are listed below.

| PA3 Data Register | PA2 Data Register | PA3, PA2 Pad Function |
|-------------------|-------------------|-----------------------|
| 0 or 1 | 0 (CLR PA.2) | PA2=EL1, PA3=EL2 |
| 0 or 1 | 1 (SET PA.2) | PA2=0, PA3=1 |

OPTION register: EL mode enable



Note: BZ mode and EL mode functions are not shown in this diagram




EL timing

LCD Display Memory

The HT47C10L provides an area of embedded data memory for LCD display. The LCD display memory is designed into 9x4 bits. This area is located from 40H to 48H of the RAM at Bank 1. Bank pointer (BP; located at 04H of the data memory) is the switch between the general data memory and the LCD display memory. When the BP is set "1" any data written into 40H~48H will effect the LCD display (indirect addressing mode using MP1). When the BP is cleared "0", any data written into

40H~48H has to access the general-purpose data memory. The LCD display memory can be read and written only by indirect addressing mode using MP1. When data is written into the display data area, it is automatically read by the LCD driver which then generates the corresponding LCD driving signals. To turn the display On or Off, a "1" or a "0" is written to the corresponding bit of the display memory, respectively.

The figure illustrates the mapping between the display memory and LCD pattern for the HT47C10L.



LCD Driver Output


The output number of the HT47C10L LCD driver is 9x4 (1/4 duty). The bias type LCD driver is "C" type (1/2 bias). A capacitor has to be connected between C1 and C2.

LCD driver on/off at HALT depends on STANDBY option (Option register bit 5)

Low Voltage Detect – LVD

The HT47C10L provides a low voltage detector for battery system application. If the LVD is on and the battery voltage is lower than the specified value, the low voltage flag (BLF; bit 4 of ADCR register) is set. The specified value may be set as 1.3V±0.05V by changing suitable external R_{LVD} for a same lot. The low voltage detector circuit can be turn On or Off by writing a "1" or a "0" to BON (bit 3 of ADCR register). The BLF is invalid when the BON is cleared as "0".

Set BON=0 after checking the voltage to prevent from DC current consumption of LVD.




During a Reset Pulse:

COM0,COM1,COM2 VCC*
..... VSS

All LCD driver outputs VCC*
..... VSS

Normal Operation Mode :



LCD Off Mode:

COM0,COM1,COM2,COM3 VCC*
..... VSS

All LCD driver outputs VCC*
..... VSS

LCD driver output (1/4 duty, 1/2 bias)

Note: "VCC" is ≅ 2V_{DD} at normal operation mode.


"VCC*" is ≅ V_{DD}-0.2V with LCD off or reset.

Option Register

The following shows many kinds of mask options in the HT47C10L. All these options should be defined in order to ensure proper system functioning.

| Label OPT1 (26H) | Bits | Function | Reset State |
|---------------------|--------|--|-------------|
| WDTEN | 0 | WDT enable or disable selection (0: enable; 1: disable) | 0 |
| BZFREQ0, BZFREQ1 | 1 2 | Buzzer output frequency selection BZFREQ1~BZFREQ0 00: $f_{SYS}/2^2$ 01: $f_{SYS}/2^3$ 10: $f_{SYS}/2^4$ 11: $f_{SYS}/2^5$ | 01 |
| BZMODE | 3 | To define the PA0 and PA1 output function 0=Normal output 1=Buzzer output. PA0 is BZ output, PA1 is \overline{BZ} output. | 0 |
| ELMODE | 4 | To define the PA2 and PA3 output function 0=Normal output 1=EL output. PA2 is EL1 output, PA3 is EL2 output. | 0 |
| STANDBY | 5 | Oscillator/LCD are on or off when CPU HALT 0=Oscillator/LCD is off at HALT 1=Oscillator/LCD is on at HALT | 0 |
| — | 6~7 | Unused bit, read as "0" | 00 |

| Label OPT2 (27H) | Bits | Function | Reset State |
|---------------------|------|--|-------------|
| PH | 0~7 | PA0~PA7 pull-high option in input mode (0: enable; 1: disable) | 00H |

Application Circuits


Instruction Set Summary

| Mnemonic | Description | Instruction Cycle | Flag Affected |
|----------------------------------|--|-------------------|---------------|
| Arithmetic | | | |
| ADD A,[m] | Add data memory to ACC | 1 | Z,C,AC,OV |
| ADDM A,[m] | Add ACC to data memory | 1 ⁽¹⁾ | Z,C,AC,OV |
| ADD A,x | Add immediate data to ACC | 1 | Z,C,AC,OV |
| ADC A,[m] | Add data memory to ACC with carry | 1 | Z,C,AC,OV |
| ADCM A,[m] | Add ACC to data memory with carry | 1 ⁽¹⁾ | Z,C,AC,OV |
| SUB A,x | Subtract immediate data from ACC | 1 | Z,C,AC,OV |
| SUB A,[m] | Subtract data memory from ACC | 1 | Z,C,AC,OV |
| SUBM A,[m] | Subtract data memory from ACC with result in data memory | 1 ⁽¹⁾ | Z,C,AC,OV |
| SBC A,[m] | Subtract data memory from ACC with carry | 1 | Z,C,AC,OV |
| SBCM A,[m] | Subtract data memory from ACC with carry and result in data memory | 1 ⁽¹⁾ | Z,C,AC,OV |
| DAA [m] | Decimal adjust ACC for addition with result in data memory | 1 ⁽¹⁾ | C |
| Logic Operation | | | |
| AND A,[m] | AND data memory to ACC | 1 | Z |
| OR A,[m] | OR data memory to ACC | 1 | Z |
| XOR A,[m] | Exclusive-OR data memory to ACC | 1 | Z |
| ANDM A,[m] | AND ACC to data memory | 1 ⁽¹⁾ | Z |
| ORM A,[m] | OR ACC to data memory | 1 ⁽¹⁾ | Z |
| XORM A,[m] | Exclusive-OR ACC to data memory | 1 ⁽¹⁾ | Z |
| AND A,x | AND immediate data to ACC | 1 | Z |
| OR A,x | OR immediate data to ACC | 1 | Z |
| XOR A,x | Exclusive-OR immediate data to ACC | 1 | Z |
| CPL [m] | Complement data memory | 1 ⁽¹⁾ | Z |
| CPLA [m] | Complement data memory with result in ACC | 1 | Z |
| Increment & Decrement | | | |
| INCA [m] | Increment data memory with result in ACC | 1 | Z |
| INC [m] | Increment data memory | 1 ⁽¹⁾ | Z |
| DECA [m] | Decrement data memory with result in ACC | 1 | Z |
| DEC [m] | Decrement data memory | 1 ⁽¹⁾ | Z |
| Rotate | | | |
| RRA [m] | Rotate data memory right with result in ACC | 1 | None |
| RR [m] | Rotate data memory right | 1 ⁽¹⁾ | None |
| RRCA [m] | Rotate data memory right through carry with result in ACC | 1 | C |
| RRC [m] | Rotate data memory right through carry | 1 ⁽¹⁾ | C |
| RLA [m] | Rotate data memory left with result in ACC | 1 | None |
| RL [m] | Rotate data memory left | 1 ⁽¹⁾ | None |
| RLCA [m] | Rotate data memory left through carry with result in ACC | 1 | C |
| RLC [m] | Rotate data memory left through carry | 1 ⁽¹⁾ | C |
| Data Move | | | |
| MOV A,[m] | Move data memory to ACC | 1 | None |
| MOV [m],A | Move ACC to data memory | 1 ⁽¹⁾ | None |
| MOV A,x | Move immediate data to ACC | 1 | None |
| Bit Operation | | | |
| CLR [m].i | Clear bit of data memory | 1 ⁽¹⁾ | None |
| SET [m].i | Set bit of data memory | 1 ⁽¹⁾ | None |

| Mnemonic | Description | Instruction Cycle | Flag Affected |
|----------------------|--|-------------------|--------------------------------------|
| Branch | | | |
| JMP addr | Jump unconditionally | 2 | None |
| SZ [m] | Skip if data memory is zero | 1 ⁽²⁾ | None |
| SZA [m] | Skip if data memory is zero with data movement to ACC | 1 ⁽²⁾ | None |
| SZ [m].i | Skip if bit i of data memory is zero | 1 ⁽²⁾ | None |
| SNZ [m].i | Skip if bit i of data memory is not zero | 1 ⁽²⁾ | None |
| SIZ [m] | Skip if increment data memory is zero | 1 ⁽³⁾ | None |
| SDZ [m] | Skip if decrement data memory is zero | 1 ⁽³⁾ | None |
| SIZA [m] | Skip if increment data memory is zero with result in ACC | 1 ⁽²⁾ | None |
| SDZA [m] | Skip if decrement data memory is zero with result in ACC | 1 ⁽²⁾ | None |
| CALL addr | Subroutine call | 2 | None |
| RET | Return from subroutine | 2 | None |
| RET A,x | Return from subroutine and load immediate data to ACC | 2 | None |
| RETI | Return from interrupt | 2 | None |
| Table Read | | | |
| TABRDC [m] | Read ROM code (current page) to data memory and TBLH | 2 ⁽¹⁾ | None |
| TABRDL [m] | Read ROM code (last page) to data memory and TBLH | 2 ⁽¹⁾ | None |
| Miscellaneous | | | |
| NOP | No operation | 1 | None |
| CLR [m] | Clear data memory | 1 ⁽¹⁾ | None |
| SET [m] | Set data memory | 1 ⁽¹⁾ | None |
| CLR WDT | Clear Watchdog Timer | 1 | TO,PD |
| CLR WDT1 | Pre-clear Watchdog Timer | 1 | TO ⁽⁴⁾ ,PD ⁽⁴⁾ |
| CLR WDT2 | Pre-clear Watchdog Timer | 1 | TO ⁽⁴⁾ ,PD ⁽⁴⁾ |
| SWAP [m] | Swap nibbles of data memory | 1 ⁽¹⁾ | None |
| SWAPA [m] | Swap nibbles of data memory with result in ACC | 1 | None |
| HALT | Enter power down mode | 1 | TO,PD |

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

√: Flag is affected

–: Flag is not affected

⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

⁽³⁾, ⁽¹⁾ and ⁽²⁾

⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PD are cleared. Otherwise the TO and PD flags remain unchanged.

Instruction Definition

ADC A,[m] Add data memory and carry to the accumulator

Description The contents of the specified data memory, accumulator and the carry flag are added simultaneously, leaving the result in the accumulator.

Operation $ACC \leftarrow ACC+[m]+C$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | √ | √ | √ | √ |

ADCM A,[m] Add the accumulator and carry to data memory

Description The contents of the specified data memory, accumulator and the carry flag are added simultaneously, leaving the result in the specified data memory.

Operation $[m] \leftarrow ACC+[m]+C$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | √ | √ | √ | √ |

ADD A,[m] Add data memory to the accumulator

Description The contents of the specified data memory and the accumulator are added. The result is stored in the accumulator.

Operation $ACC \leftarrow ACC+[m]$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | √ | √ | √ | √ |

ADD A,x Add immediate data to the accumulator

Description The contents of the accumulator and the specified data are added, leaving the result in the accumulator.

Operation $ACC \leftarrow ACC+x$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | √ | √ | √ | √ |

ADDM A,[m] Add the accumulator to the data memory

Description The contents of the specified data memory and the accumulator are added. The result is stored in the data memory.

Operation $[m] \leftarrow ACC+[m]$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | √ | √ | √ | √ |

AND A,[m] Logical AND accumulator with data memory
 Description Data in the accumulator and the specified data memory perform a bitwise logical_AND operation. The result is stored in the accumulator.

Operation $ACC \leftarrow ACC \text{ "AND" } [m]$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | √ | — | — |

AND A,x Logical AND immediate data to the accumulator

Description Data in the accumulator and the specified data perform a bitwise logical_AND operation. The result is stored in the accumulator.

Operation $ACC \leftarrow ACC \text{ "AND" } x$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | √ | — | — |

ANDM A,[m] Logical AND data memory with the accumulator

Description Data in the specified data memory and the accumulator perform a bitwise logical_AND operation. The result is stored in the data memory.

Operation $[m] \leftarrow ACC \text{ "AND" } [m]$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | √ | — | — |

CALL addr Subroutine call

Description The instruction unconditionally calls a subroutine located at the indicated address. The program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues with the instruction at this address.

Operation $Stack \leftarrow PC+1$

$PC \leftarrow addr$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

CLR [m] Clear data memory

Description The contents of the specified data memory are cleared to 0.

Operation $[m] \leftarrow 00H$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

CLR [m].i Clear bit of data memory
 Description The bit i of the specified data memory is cleared to 0.
 Operation $[m].i \leftarrow 0$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

CLR WDT Clear Watchdog Timer
 Description The WDT is cleared (clears the WDT). The power down bit (PD) and time-out bit (TO) are cleared.
 Operation $WDT \leftarrow 00H$
 $PD \text{ and } TO \leftarrow 0$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | 0 | 0 | — | — | — | — |

CLR WDT1 Preclear Watchdog Timer
 Description Together with CLR WDT2, clears the WDT. PD and TO are also cleared. Only execution of this instruction without the other preclear instruction just sets the indicated flag which implies this instruction has been executed and the TO and PD flags remain unchanged.
 Operation $WDT \leftarrow 00H^*$
 $PD \text{ and } TO \leftarrow 0^*$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | 0* | 0* | — | — | — | — |

CLR WDT2 Preclear Watchdog Timer
 Description Together with CLR WDT1, clears the WDT. PD and TO are also cleared. Only execution of this instruction without the other preclear instruction, sets the indicated flag which implies this instruction has been executed and the TO and PD flags remain unchanged.
 Operation $WDT \leftarrow 00H^*$
 $PD \text{ and } TO \leftarrow 0^*$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | 0* | 0* | — | — | — | — |

CPL [m] Complement data memory
 Description Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice-versa.
 Operation $[m] \leftarrow \overline{[m]}$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | √ | — | — |

CPLA [m] Complement data memory and place result in the accumulator
 Description Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.

Operation $ACC \leftarrow \overline{[m]}$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | √ | — | — |

DAA [m] Decimal-Adjust accumulator for addition
 Description The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accumulator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD adjustment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored in the data memory and only the carry flag (C) may be affected.

Operation
 If $ACC.3 \sim ACC.0 > 9$ or $AC=1$
 then $[m].3 \sim [m].0 \leftarrow (ACC.3 \sim ACC.0) + 6, AC1 = \overline{AC}$
 else $[m].3 \sim [m].0 \leftarrow (ACC.3 \sim ACC.0), AC1 = 0$
 and
 If $ACC.7 \sim ACC.4 + AC1 > 9$ or $C=1$
 then $[m].7 \sim [m].4 \leftarrow ACC.7 \sim ACC.4 + 6 + AC1, C=1$
 else $[m].7 \sim [m].4 \leftarrow ACC.7 \sim ACC.4 + AC1, C=C$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | √ |

DEC [m] Decrement data memory
 Description Data in the specified data memory is decremented by 1.

Operation $[m] \leftarrow [m] - 1$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | √ | — | — |

DECA [m] Decrement data memory and place result in the accumulator
 Description Data in the specified data memory is decremented by 1, leaving the result in the accumulator. The contents of the data memory remain unchanged.

Operation $ACC \leftarrow [m] - 1$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | √ | — | — |

HALT Enter power down mode

Description This instruction stops program execution and turns off the system clock. The contents of the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PD) is set and the WDT time-out bit (TO) is cleared.

Operation $PC \leftarrow PC+1$
 $PD \leftarrow 1$
 $TO \leftarrow 0$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | 0 | 1 | — | — | — | — |

INC [m] Increment data memory

Description Data in the specified data memory is incremented by 1

Operation $[m] \leftarrow [m]+1$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | √ | — | — |

INCA [m] Increment data memory and place result in the accumulator

Description Data in the specified data memory is incremented by 1, leaving the result in the accumulator. The contents of the data memory remain unchanged.

Operation $ACC \leftarrow [m]+1$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | √ | — | — |

JMP addr Directly jump

Description The program counter are replaced with the directly-specified address unconditionally, and control is passed to this destination.

Operation $PC \leftarrow \text{addr}$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

MOV A,[m] Move data memory to the accumulator

Description The contents of the specified data memory are copied to the accumulator.

Operation $ACC \leftarrow [m]$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

MOV A,x Move immediate data to the accumulator
 Description The 8-bit data specified by the code is loaded into the accumulator.
 Operation $ACC \leftarrow x$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

MOV [m],A Move the accumulator to data memory
 Description The contents of the accumulator are copied to the specified data memory (one of the data memories).
 Operation $[m] \leftarrow ACC$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

NOP No operation
 Description No operation is performed. Execution continues with the next instruction.
 Operation $PC \leftarrow PC+1$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

OR A,[m] Logical OR accumulator with data memory
 Description Data in the accumulator and the specified data memory (one of the data memories) perform a bitwise logical_OR operation. The result is stored in the accumulator.
 Operation $ACC \leftarrow ACC \text{ "OR" } [m]$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | √ | — | — |

OR A,x Logical OR immediate data to the accumulator
 Description Data in the accumulator and the specified data perform a bitwise logical_OR operation. The result is stored in the accumulator.
 Operation $ACC \leftarrow ACC \text{ "OR" } x$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | √ | — | — |

ORM A,[m] Logical OR data memory with the accumulator
 Description Data in the data memory (one of the data memories) and the accumulator perform a bitwise logical_OR operation. The result is stored in the data memory.
 Operation $[m] \leftarrow ACC \text{ "OR" } [m]$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | √ | — | — |

RET Return from subroutine
 Description The program counter is restored from the stack. This is a 2-cycle instruction.
 Operation $PC \leftarrow Stack$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

RET A,x Return and place immediate data in the accumulator
 Description The program counter is restored from the stack and the accumulator loaded with the specified 8-bit immediate data.
 Operation $PC \leftarrow Stack$
 $ACC \leftarrow x$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

RETI Return from interrupt
 Description The program counter is restored from the stack, and interrupts are enabled by setting the EMI bit. EMI is the enable master (global) interrupt bit.
 Operation $PC \leftarrow Stack$
 $EMI \leftarrow 1$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

RL [m] Rotate data memory left
 Description The contents of the specified data memory are rotated 1 bit left with bit 7 rotated into bit 0.
 Operation $[m].(i+1) \leftarrow [m].i$; $[m].i$:bit i of the data memory ($i=0\sim 6$)
 $[m].0 \leftarrow [m].7$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

RLA [m] Rotate data memory left and place result in the accumulator
 Description Data in the specified data memory is rotated 1 bit left with bit 7 rotated into bit 0, leaving the rotated result in the accumulator. The contents of the data memory remain unchanged.
 Operation $ACC.(i+1) \leftarrow [m].i$; $[m].i$:bit i of the data memory ($i=0\sim 6$)
 $ACC.0 \leftarrow [m].7$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

RLC [m] Rotate data memory left through carry

Description The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the carry bit; the original carry flag is rotated into the bit 0 position.

Operation $[m].(i+1) \leftarrow [m].i$; $[m].i$:bit i of the data memory (i=0~6)
 $[m].0 \leftarrow C$
 $C \leftarrow [m].7$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | √ |

RLCA [m] Rotate left through carry and place result in the accumulator

Description Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stored in the accumulator but the contents of the data memory remain unchanged.

Operation $ACC.(i+1) \leftarrow [m].i$; $[m].i$:bit i of the data memory (i=0~6)
 $ACC.0 \leftarrow C$
 $C \leftarrow [m].7$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | √ |

RR [m] Rotate data memory right

Description The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit 7.

Operation $[m].i \leftarrow [m].(i+1)$; $[m].i$:bit i of the data memory (i=0~6)
 $[m].7 \leftarrow [m].0$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

RRA [m] Rotate right and place result in the accumulator

Description Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leaving the rotated result in the accumulator. The contents of the data memory remain unchanged.

Operation $ACC.(i) \leftarrow [m].(i+1)$; $[m].i$:bit i of the data memory (i=0~6)
 $ACC.7 \leftarrow [m].0$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

RRC [m] Rotate data memory right through carry

Description The contents of the specified data memory and the carry flag are together rotated 1 bit right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position.

Operation $[m].i \leftarrow [m].(i+1)$; $[m].i$:bit i of the data memory (i=0~6)
 $[m].7 \leftarrow C$
 $C \leftarrow [m].0$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | √ |

| | |
|-----------------|---|
| RRCA [m] | Rotate right through carry and place result in the accumulator |
| Description | Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replaces the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is stored in the accumulator. The contents of the data memory remain unchanged. |
| Operation | $ACC.i \leftarrow [m].(i+1); [m].i: \text{bit } i \text{ of the data memory } (i=0-6)$ $ACC.7 \leftarrow C$ $C \leftarrow [m].0$ |

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | √ |

| | |
|------------------|--|
| SBC A,[m] | Subtract data memory and carry from the accumulator |
| Description | The contents of the specified data memory and the complement of the carry flag are subtracted from the accumulator, leaving the result in the accumulator. |

 Operation
 $ACC \leftarrow ACC + \overline{[m]} + C$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | √ | √ | √ | √ |

| | |
|-------------------|--|
| SBCM A,[m] | Subtract data memory and carry from the accumulator |
| Description | The contents of the specified data memory and the complement of the carry flag are subtracted from the accumulator, leaving the result in the data memory. |

 Operation
 $[m] \leftarrow ACC + \overline{[m]} + C$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | √ | √ | √ | √ |

| | |
|----------------|---|
| SDZ [m] | Skip if decrement data memory is 0 |
| Description | The contents of the specified data memory are decremented by 1. If the result is 0, the next instruction is skipped. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). |

 Operation
 Skip if $([m]-1)=0$, $[m] \leftarrow ([m]-1)$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

| | |
|-----------------|--|
| SDZA [m] | Decrement data memory and place result in ACC, skip if 0 |
| Description | The contents of the specified data memory are decremented by 1. If the result is 0, the next instruction is skipped. The result is stored in the accumulator but the data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). |

 Operation
 Skip if $([m]-1)=0$, $ACC \leftarrow ([m]-1)$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

SET [m] Set data memory
 Description Each bit of the specified data memory is set to 1.
 Operation $[m] \leftarrow FFH$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

SET [m]. i Set bit of data memory
 Description Bit i of the specified data memory is set to 1.
 Operation $[m].i \leftarrow 1$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

SIZ [m] Skip if increment data memory is 0
 Description The contents of the specified data memory are incremented by 1. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
 Operation Skip if $([m]+1)=0$, $[m] \leftarrow ([m]+1)$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

SIZA [m] Increment data memory and place result in ACC, skip if 0
 Description The contents of the specified data memory are incremented by 1. If the result is 0, the next instruction is skipped and the result is stored in the accumulator. The data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
 Operation Skip if $([m]+1)=0$, $ACC \leftarrow ([m]+1)$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

SNZ [m].i Skip if bit i of the data memory is not 0
 Description If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data memory is not 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
 Operation Skip if $[m].i \neq 0$
 Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

SUB A,[m] Subtract data memory from the accumulator
 Description The specified data memory is subtracted from the contents of the accumulator, leaving the result in the accumulator.

Operation $ACC \leftarrow ACC + \overline{[m]} + 1$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | √ | √ | √ | √ |

SUBM A,[m] Subtract data memory from the accumulator

Description The specified data memory is subtracted from the contents of the accumulator, leaving the result in the data memory.

Operation $[m] \leftarrow ACC + \overline{[m]} + 1$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | √ | √ | √ | √ |

SUB A,x Subtract immediate data from the accumulator

Description The immediate data specified by the code is subtracted from the contents of the accumulator, leaving the result in the accumulator.

Operation $ACC \leftarrow ACC + \overline{x} + 1$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | √ | √ | √ | √ |

SWAP [m] Swap nibbles within the data memory

Description The low-order and high-order nibbles of the specified data memory (1 of the data memories) are interchanged.

Operation $[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

SWAPA [m] Swap data memory and place result in the accumulator

Description The low-order and high-order nibbles of the specified data memory are interchanged, writing the result to the accumulator. The contents of the data memory remain unchanged.

Operation $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$

$ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

SZ [m] Skip if data memory is 0

Description If the contents of the specified data memory are 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if [m]=0

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

SZA [m] Move data memory to ACC, skip if 0

Description The contents of the specified data memory are copied to the accumulator. If the contents is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if [m]=0

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

SZ [m].i Skip if bit i of the data memory is 0

Description If bit i of the specified data memory is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if [m].i=0

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

TABRDC [m] Move the ROM code (current page) to TBLH and data memory

Description The low byte of ROM code (current page) addressed by the table pointer (TBLP) is moved to the specified data memory and the high byte transferred to TBLH directly.

Operation [m] ← ROM code (low byte)
TBLH ← ROM code (high byte)

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

TABRDL [m] Move the ROM code (last page) to TBLH and data memory

Description The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly.

Operation [m] ← ROM code (low byte)
TBLH ← POM code (high byte)

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | — | — | — |

XOR A,[m] Logical XOR accumulator with data memory

Description Data in the accumulator and the indicated data memory perform a bitwise logical Exclusive_OR operation and the result is stored in the accumulator.

Operation $ACC \leftarrow ACC \text{ "XOR" } [m]$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | √ | — | — |

XORM A,[m] Logical XOR data memory with the accumulator

Description Data in the indicated data memory and the accumulator perform a bitwise logical Exclusive_OR operation. The result is stored in the data memory. The 0 flag is affected.

Operation $[m] \leftarrow ACC \text{ "XOR" } [m]$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | √ | — | — |

XOR A,x Logical XOR immediate data to the accumulator

Description Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR operation. The result is stored in the accumulator. The 0 flag is affected.


Operation $ACC \leftarrow ACC \text{ "XOR" } x$

Affected flag(s)

| TC2 | TC1 | TO | PD | OV | Z | AC | C |
|-----|-----|----|----|----|---|----|---|
| — | — | — | — | — | √ | — | — |

Package Information

44-pin QFP (10×10) Outline Dimensions



| Symbol | Dimensions in mm | | |
|--------|------------------|------|-------|
| | Min. | Nom. | Max. |
| A | 13 | — | 13.40 |
| B | 9.90 | — | 10.10 |
| C | 13 | — | 13.40 |
| D | 9.90 | — | 10.10 |
| E | — | 0.80 | — |
| F | — | 0.30 | — |
| G | 1.90 | — | 2.20 |
| H | — | — | 2.70 |
| I | — | 0.10 | — |
| J | 0.73 | — | 0.93 |
| K | 0.10 | — | 0.20 |
| α | 0° | — | 7° |

Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan
Tel: 886-3-563-1999
Fax: 886-3-563-1189
<http://www.holtek.com.tw>

Holtek Semiconductor Inc. (Sales Office)

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan
Tel: 886-2-2782-9635
Fax: 886-2-2782-9636
Fax: 886-2-2782-7128 (International sales hotline)

Holtek Semiconductor (Shanghai) Inc.

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China
Tel: 021-6485-5560
Fax: 021-6485-0313
<http://www.holtek.com.cn>

Holtek Semiconductor (Hong Kong) Ltd.

Block A, 3/F, Tin On Industrial Building, 777-779 Cheung Sha Wan Rd., Kowloon, Hong Kong
Tel: 852-2-745-8288
Fax: 852-2-742-8657

Holmate Semiconductor, Inc.

46712 Fremont Blvd., Fremont, CA 94538
Tel: 510-252-9880
Fax: 510-252-9885
<http://www.holmate.com>

Copyright © 2003 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at <http://www.holtek.com.tw>.