=====================================================================
                    ST32F(GCC)vZbTˑ 
                                  Last Modified: 2012 Feb 23 14:38:54
=====================================================================

Tv

STM32F^[Qbgˑ́CSTЂST32FV[YT|[gĂD
ł́CꕔSTM32FV[Ŷ݂T|[gĂDT|[g`bv
₷\łDST32FV[YmFς݂̃`bvœ삳ꂽ́CA
ƍKłD


mFς݂̃`bv

ESTM32F103VB(Cortex-M3)


J[l̎gp\[X

J[l͈ȉ̃\[XgpD

  EROM
     R[hzuD
     gpʂ͎gpAPI̐ɈˑD

  ERAM
     f[^zuD
     gpʂ̓IuWFNgɈˑD
  
  ESysTick
     J[l̃eBbN̐ɗpD

          
RpC

GCC 4.4.1  (Sourcery G++ Lite 2010q1-188) œmFsD


ݗDx

ݗDxƂĎw\Ȕ͈͂́C-15 ` -1 łD


^[Qbg{[hˑ̍쐬@

ȉ̓e^[Qbg{[hˑɒǉ邱ƁDSTBEE(GCC)^[Qbg
ˑ̓eRs[ĕύXƍ쐬eՂłD



ȉ̏[`Ƀ^[Qbg̏ǉDSTM32F^[Qbg
ˑł̓vZbTNbN(RCC)I/O|[g͍̏sȂ߁C^
[Qbg{[hˑŏsƁD

  Etarget_initialize() : target_config.c
    ^[Qbgˑ̏iCj
    
  E_hardware_init_hook : target_support.S(Kvȏꍇ)
    ჌x̃^[Qbgˑ̏
    X^[gAbvW[̒ŁC̏̑OɌĂяo

Makefile.target ̐ݒ荀

{[h, `bvCRACJ̒`
EBOARD
  {[hݒ
ECHIP
  "stm32f"ݒ
EPRC
  "arm_m"ݒ
ETOOL
  "gcc"ݒ
  
GNUJ̃^[QbgA[LeN`̒`  
EGCC_TARGET
  gpRpC̃vtBbNXǉD
  
RpCIvV  
EINCLUDES
  CN[hw
ECOPTS
  CRpCւ̃IvV
ELDFLAGS
  Jւ̃IvV
  WCuNȂꍇ"-nostdlib"w肷D
  
J[lɊւ`
EKERNEL_DIR
  J[lfBNg̎wD
EKERNEL_ASMOBJS
  J[lAZuIuWFNg̎w
EKERNEL_COBJS
  J[lCIuWFNg̎w
EKERNEL_CFLAGS
  J[lIuWFNgRpCCRpCւ̃IvV
  
VXeT[rXɊւ`
ESYSSVC_DIR
  VXeT[rX̃fBNg̎w
ESYSSVC_COBJS
  VXeT[rX̃IuWFNg̎w
  stm32fvZbTˑUSART̃hCogpꍇ́Cusart.ow
  肷D
  
JXNvg̒`
ELDSCRIPT
  gp郊JXNvgw肷D
  
X^[gAbvW[Ɋւ`  
EHIDDEN_OBJS
  X^[gAbvW[̎w
  ARM_MvZbTˑ̃X^[gAbv[`pꍇɂ́C
  start.owD

EX^[gAbvW[̐[
  ȉ̓eǉD
---------------------------------------------------------------
$(HIDDEN_OBJS): %.o: %.S
	$(CC) -c $(CFLAGS) $(KERNEL_CFLAGS) $<

$(HIDDEN_OBJS:.o=.d): %.d: %.S
	@$(PERL) $(SRCDIR)/utils/makedep -C $(CC) \
		-O "$(CFLAGS) $(KERNEL_CFLAGS)" $< >> Makefile.depend
---------------------------------------------------------------

`bvˑ̃CN[h
Eȉ̓eǉD
 include $(SRCDIR)/arch/$(PRC)_$(TOOL)/$(CHIP)/Makefile.chip
      
target_config.h ̐ݒ荀

EDEFAULT_ISTKSZ
  fBtHg̔^XNReLXgp̃X^bNTCY

ESIL_DLY_TIM1/2
  ԑ҂̂߂̒`

ESIO_PORTID
  gpVA|[gID
  
EIDLE̒`(IvV)  
  ACh̏ύXꍇɒ`D
  
Echip_config.h ̃CN[h
  
target_config.c ̐ݒ荀
E֐̒`
  target_initialize()
  
EI֐̒`
  target_exit()
  
EVXeO̒჌xo͂̂߂̕o
  target_fput_log()
  
target_syssvc.h ̐ݒ荀

ETARGET_NAME
  NbZ[W̃^[QbgVXe
  
ETNUM_PORT/TNUM_SIOP 
  VA|[g̒`
  
ELOGTASK_PORTID
  O^XNgp|[gID̎w

EBPS_SETTING
  R\[Ɏgp|[g̃{[[g

Echip_syssvc.h ̃CN[h

target_timer.h ̐ݒ荀

ETIMER_CLOCK
  ^C}l̓\ؕbPʂƂ̕ϊ
  
EINTPRI_TIMER
  ^C}݂̊ݗDx
  
EINTATR_TIMER
  ^C}݂̊ݑ
  
target_timer.cfg ̐ݒ荀  

ERAˑ̃RtBM[Vt@C̃CN[hD
  INCLUDE("arm_m_gcc/common/core_timer.cfg");
  
target_stddef.h ̐ݒ荀  
EVXê̒`

Echip_stddef.h̃CN[h

target_serial.h ̐ݒ荀  
EINTPRI_SIO
  VA|[g̗Dx

EINTATR_SIO
  VA|[g̊荞ݑ

target_serial.cfg̐ݒ荀
E[`̓o^
  ATT_INI({ TA_NULL, 0, sio_initialize });
  
E݃T[rX[`̓o^
  ATT_ISR({ TA_NULL, SIO_PORTID, INTNO_SIO, sio_isr, 1 });
  
EݗvC̃RtBM[V
  CFG_INT(INTNO_SIO, { TA_ENAINT|INTATR_SIO, INTPRI_SIO });

target_kernel.h          
Echip_kernel.h̃CN[h

target_check.tf
Echip_check.t ̃CN[hD

target_cfg1_out.h
Echip_cfg1_out.h ̃CN[h

target_asm.inc
Echip_cfg1_out.h̃CN[h

target.tf
Echip.tf̃CN[h

target_test.h
ESTACK_SIZE(IvV)
  TvvÕfBtHg̃X^bNTCY̕ύXD
  
ύX

2012/02/23
Euart.h
  ESIO_PORTIDSIO_PORIDƋLqĂCD

2011/11/28
EVKǉ 
